1berry/openjdk
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

8202395: AARCH64: wrong encoding for SIMD instructions zip, trn, uzp

Browse Source 
Reviewed-by: aph
This commit is contained in:
Dmitrij Pochepko 2018-05-11 21:22:28 +03:00
parent 078a1f3a17
commit cae7789afc
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/hotspot/cpu/aarch64/assembler_aarch64.hpp
View File

@ -2410,7 +2410,8 @@ public:
#define INSN(NAME, opcode) \ #define INSN(NAME, opcode) \
void NAME(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn, FloatRegister Vm) { \ void NAME(FloatRegister Vd, SIMD_Arrangement T, FloatRegister Vn, FloatRegister Vm) { \
starti; \ starti; \
f(0, 31), f(0b001110, 29, 24), f(0, 21), f(0b001110, 15, 10); \ f(0, 31), f(0b001110, 29, 24), f(0, 21), f(0, 15); \
f(opcode, 14, 12), f(0b10, 11, 10); \
rf(Vm, 16), rf(Vn, 5), rf(Vd, 0); \ rf(Vm, 16), rf(Vn, 5), rf(Vd, 0); \
f(T & 1, 30), f(T >> 1, 23, 22); \ f(T & 1, 30), f(T >> 1, 23, 22); \
} }