ruby/lib/ruby_vm/mjit/compiler.rb

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

110 lines
2.6 KiB
Ruby
Raw Normal View History

require 'mjit/codegen'
2022-12-17 13:39:35 -08:00
require 'mjit/instruction'
require 'mjit/x86_assembler'
2022-12-11 21:42:25 -08:00
2022-12-17 13:39:35 -08:00
module RubyVM::MJIT
# Compilation status
2022-12-23 10:43:18 -08:00
KeepCompiling = :KeepCompiling
CantCompile = :CantCompile
EndBlock = :EndBlock
# Ruby constants
Qnil = Fiddle::Qnil
Qundef = Fiddle::Qundef
2022-12-11 21:42:25 -08:00
2022-12-17 13:39:35 -08:00
class Compiler
attr_accessor :write_pos
2022-09-04 21:53:46 -07:00
2022-12-17 13:39:35 -08:00
# @param mem_block [Integer] JIT buffer address
def initialize(mem_block)
@mem_block = mem_block
@write_pos = 0
@codegen = Codegen.new
2022-12-17 13:39:35 -08:00
end
2022-12-17 13:39:35 -08:00
# @param iseq [RubyVM::MJIT::CPointer::Struct]
2022-12-17 22:00:16 -08:00
def call(iseq)
2022-12-17 13:39:35 -08:00
return if iseq.body.location.label == '<main>'
2022-12-20 21:54:54 -08:00
asm = X86Assembler.new
compile_prologue(asm)
compile_block(asm, iseq)
iseq.body.jit_func = compile(asm)
2022-12-17 13:39:35 -08:00
rescue Exception => e
2022-12-18 23:45:17 -08:00
$stderr.puts e.full_message # TODO: check verbose
2022-12-17 13:39:35 -08:00
end
2022-12-11 21:42:25 -08:00
2022-12-17 13:39:35 -08:00
def write_addr
@mem_block + @write_pos
end
private
2022-12-15 22:20:43 -08:00
2022-12-23 10:43:18 -08:00
def compile(asm)
start_addr = write_addr
C.mjit_mark_writable
@write_pos += asm.compile(start_addr)
C.mjit_mark_executable
end_addr = write_addr
if C.mjit_opts.dump_disasm && start_addr < end_addr
dump_disasm(start_addr, end_addr)
end
start_addr
end
2022-12-20 21:54:54 -08:00
# ec: rdi
# cfp: rsi
def compile_prologue(asm)
asm.mov(:rbx, [:rsi, C.rb_control_frame_t.offsetof(:sp)]) # rbx = cfp->sp
2022-12-18 23:45:17 -08:00
end
2022-12-20 21:54:54 -08:00
def compile_block(asm, iseq)
2022-12-17 13:39:35 -08:00
index = 0
while index < iseq.body.iseq_size
insn = decode_insn(iseq.body.iseq_encoded[index])
2022-12-23 10:43:18 -08:00
case compile_insn(asm, insn)
when EndBlock
break
when CantCompile
compile_exit(asm, (iseq.body.iseq_encoded + index).to_i)
2022-12-17 13:39:35 -08:00
break
end
index += insn.len
end
end
2022-12-15 22:20:43 -08:00
2022-12-17 13:39:35 -08:00
def compile_insn(asm, insn)
case insn.name
when :putnil then @codegen.putnil(asm)
#when :leave then @codegen.leave(asm)
2022-12-23 10:43:18 -08:00
else CantCompile
2022-12-17 13:39:35 -08:00
end
end
2022-12-15 22:20:43 -08:00
2022-12-23 10:43:18 -08:00
def compile_exit(asm, exit_pc)
# update pc
asm.mov(:rax, exit_pc) # rax = exit_pc
asm.mov([:rsi, C.rb_control_frame_t.offsetof(:pc)], :rax) # cfp->pc = rax
2022-12-20 21:54:54 -08:00
2022-12-23 10:43:18 -08:00
# update sp (TODO: consider JIT state)
asm.add(:rbx, C.VALUE.size) # rbx += 1
asm.mov([:rsi, C.rb_control_frame_t.offsetof(:sp)], :rbx) # cfp->sp = rbx
2022-12-20 21:54:54 -08:00
2022-12-23 10:43:18 -08:00
asm.mov(:rax, Qundef)
asm.ret
2022-12-20 21:54:54 -08:00
end
2022-12-17 13:39:35 -08:00
def decode_insn(encoded)
INSNS.fetch(C.rb_vm_insn_decode(encoded))
end
2022-12-17 22:00:16 -08:00
def dump_disasm(from, to)
C.dump_disasm(from, to).each do |address, mnemonic, op_str|
puts " 0x#{"%p" % address}: #{mnemonic} #{op_str}"
end
end
2022-12-15 22:20:43 -08:00
end
2022-09-04 21:53:46 -07:00
end